

ENGR 210 / CSCI B441  
“Digital Design”

# Final Review

Andrew Lukefahr

# Announcements

- Spi due Friday!

- Exam next Friday

12:40 - 2:40

in same room

# General Topics

- Truth Tables / Boolean Logic / Logic Gates
- Combinational Logic
- ALU
- RS, D Latch, D Flip Flop Circuits
- State Machines
- SPI
- FPGAs

*Testbenches*

# Textbook Mapping

Chapter Section

- Section 1.2
  - Section 2.2 (skip 2.2.2)
  - Section 2.3
  - Section 2.4
  - Section 3.1
  - Section 3.2
  - Section 4.1
  - Section 4.2
  - Section 4.3
- unsigned & signed arith*
- comb*
- seq logic*

# SystemVerilog on Exam (?)






- Oh, yes!
- Big part of the exam is writing code.
- Don't care about minor syntax errors
  - Missing commas / semi-colons (;)
- Minor point deductions for:
  - Blocking vs. Non-blocking operators
  - Missing delays (#)
- Major point deductions for logical errors!

= <=


# A “Cheat” Sheet is Allowed

- 2-sided
- 8.5”x11” paper
- Handwritten (not photocopied)


# Logic Gates



# Logic Gates



XNOR




XOR



NAND



NOR





# Boolean Equation -> Truth Table

Write the truth table for the following Boolean equation:

$$y = (ab + ca) \oplus bc$$

*(Handwritten annotations: 'OR' above '+', 'XOR' above '⊕', and arrows pointing to 'ab' and 'ca')*

$$y = ((a \& b) | (c \& \overset{a}{\cancel{d}})) \wedge (b \& c);$$

a	b	c	y
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	0

# Boolean Equation -> Truth Table

Write the truth table for the following Boolean equation:

$$y = (ab + ca) \oplus bc$$

<u>a</u>	<u>b</u>	<u>c</u>	<u>y</u>	<u>ab</u>	<u>ca</u>	<u>ab+ca</u>	<u>bc</u>	<u>y = (ab+ca) ⊕ bc</u>
0	0	0	0	0	0	0	0	0
0	0	1	0	0	0	0	0	0
0	1	0	0	0	0	0	1	1
0	1	1	1	0	0	0	0	0
1	0	0	1	0	1	1	0	1
1	0	1	1	1	0	1	0	1
1	1	0	1	1	1	0	1	0
1	1	1	0	1	1	0	1	0

# Truth Table -> Boolean Equation

A	B	C	D	X	Y
0	0	0	0	0	0
0	0	0	1	0	0
0	0	1	0	0	0
0	0	1	1	1	0
0	1	0	0	0	1
0	1	0	1	0	0
0	1	1	0	0	0
0	1	1	1	1	0
1	0	0	0	0	0
1	0	0	1	0	1
1	0	1	0	0	0
1	0	1	1	1	0
1	1	0	0	1	0
1	1	0	1	1	0
1	1	1	0	1	1
1	1	1	1	1	0

Handwritten annotations on the table:  
 - A blue circle around the 'Y' header.  
 - A red box around the row (0, 1, 0, 0, 0, 1) with 'y4' written next to it.  
 - A blue box around the row (1, 0, 0, 1, 0, 1) with 'y9' written next to it.  
 - An orange box around the row (1, 1, 1, 0, 1, 1) with 'y14' written next to it.  
 - A large blue bracket on the right side of the table, spanning from the first row to the last row.  
 - Purple highlights on the 'X' column for rows where X=1.

$$y = y^4 \mid y^9 \mid y^{14}$$

$$y = \left( \overline{A} \& B \& \overline{C} \& \overline{D} \mid A \& \overline{B} \& \overline{C} \& D \mid A \& B \& C \& \overline{D} \right)$$

# Truth Table -> Boolean Equation

\*not need to be minimized

A	B	C	D	X	Y
0	0	0	0	0	0
0	0	0	1	0	0
0	0	1	0	0	0
0	0	1	1	1 <sup>x1</sup>	0
0	1	0	0	0	1
0	1	0	1	0	0
0	1	1	0	0	0
0	1	1	1	1 <sup>x2</sup>	0
1	0	0	0	0	0
1	0	0	1	0	1
1	0	1	0	0	0
1	0	1	1	1 <sup>x3</sup>	0
1	1	0	0	1 <sup>x4</sup>	0
1	1	0	1	1 <sup>x5</sup>	0
1	1	1	0	1 <sup>x6</sup>	1
1	1	1	1	1 <sup>x7</sup>	0

$$X = X_1 | X_2 | X_3 | X_4 | X_5 | X_6 | X_7$$


$$X = \bar{a}\bar{b}cd | \bar{a}bcd | a\bar{b}cd |$$

$$abc\bar{d} | ab\bar{c}d | abc\bar{d} | abcd$$




$$Y = \bar{a}b\bar{c}\bar{d} | a\bar{b}\bar{c}d |$$

$$abcd$$

$$y = \bar{A} B \bar{C} \bar{D} + A \bar{B} \bar{C} D + A B C \bar{D}$$



$$y = \bar{A} B \bar{C} \bar{D} + A \bar{B} \bar{C} D + A B C \bar{D}$$




# Multiplexer in Verilog

```
module mux (  
    input [7:0] raw,  
    input [2:0] select,  
    output logic out  
);
```

```
always_comb begin  
    case (select) haz =  
        3'h0: out = raw[0];  
        3'h1: out = raw[1];  
        3'h2: out = raw[2];  
        '...' : out = raw[2];  
    endcase  
end
```

```
endmodule
```



# Multiplexer in Verilog

```
module mux (  
    input [7:0] raw,  
    input [2:0] select,  
    output out  
);  
    reg outR; or "output reg out"
```

```
    always_comb begin  
        reg outR;
```

```
        case (select)
```

```
            3'h0: outR = raw[0];
```

```
            3'h1: outR = raw[1];
```

```
            3'h2: outR = raw[2];
```

```
            3'h3: " " [3];
```

```
            3'h4: ...
```

```
            3'h5: raw[4]
```

```
            3'h6: [5]
```

```
            3'h7: [6]
```

```
            raw[4]
```

```
            [5]
```


```
            [6]
```

```
            [7]
```

```
        endcase
```

```
    endmodule
```

```
    assign out = outR;
```





# Multiplexer in Verilog

```
module mux (  
    input [7:0] raw,  
    input [2:0] select,  
    output logic out  
);  
  
always_comb begin  
    out = 0; // default  
    case (select)  
        3'h0: out = raw[0];  
        3'h1: out = raw[1];  
        3'h2: out = raw[2];  
        3'h3: out = raw[3];  
        3'h4: out = raw[4];  
        3'h5: out = raw[5];  
        3'h6: out = raw[6];  
        3'h7: out = raw[7];  
    endcase  
end  
endmodule
```

# Multiplexer in Verilog

```
module mux (  
    input [7:0] raw,  
    input [2:0] select,  
    output out  
);  
  
    assign out = raw[ select ]; // :)  
  
endmodule
```

# MUX Testbench

```
module mux (  
    input [7:0] raw,  
    input [2:0] select,  
    output out  
);
```

```
module mux_tb();
```

```
    logic [7:0] raw;
```

```
    logic [2:0] select;
```

```
    logic out; // wire
```

```
    mux DUT ( .raw(raw), .select(select), .out(out) );
```

```
    integer i, j
```

```
    initial begin
```

```
        for (i=0; i < 256; i++) begin
```

```
            raw = i;
```

```
            for (j=0; j < 8; j++) begin
```

```
                sel = j;
```

```
                #1
```

```
                assert (out == raw[i]) else $fatal(1, "bad mux");
```

```
            end
```

```
        end
```

```
    endmodule
```

# MUX Testbench

```
module testbench;
  logic [7:0] raw;
  logic [2:0] sel;
  logic out

  mux m0 (.raw(raw), .select(sel), .out(out));

  integer i, j;
  initial begin
    for (i = 0; i < 256; i++) begin
      for (j = 0; j < 8; j++) begin
        raw = i; sel = j;
        #1
        assert(out == raw[sel]) else $fatal(1, "Bad Out");
      end
    end
  end
end

endmodule
```

Task Mux Check ( <sup>[7:0]</sup> rawT <sup>[2:0]</sup> selT outT)

raw = rawT; sel = selT;  
#1  
assert(out = outT) ...

end task


<- Could also use Task here!

Usually a testbench  
problem on Exam...

"RS, ~~RS~~, D Latch circuits on cheat sheet"


# Timing Diagram

"level sensitive"




output follows input when  $clk = 1$



"edge sensitive"




output follows input when  $clk$  is a rising edge



# Timing Diagram



## Example: Traffic Signal Controller



The main highway gets priority, should be normally green.


Cars from a country cause the traffic signal to turn green only long enough to let the cars on the country road go.

There is a sensor to detect cars waiting on the country road. The sensor sends a signal  $X$  as input to the controller:

$X = 1$ , if there are cars on the country road

$X = 0$ , otherwise


# What are the 'States'?






# What are the 'States'?


Moore Type



# What are the 'States'?




$\bar{x} = H, B, C, R$



Incomplete

# State Machine

Mealy Type



Mealy Type:

- needs less states
- needs fewer resources to store states
- is more common in practice


# What's the FSM here?

```
module ReverseEngr (  
    input clk, rst,  
    input X,  
    output Y,  
);  
  
enum {S0, S1} state, nextstate;  
  
always_ff (@posedge clk) begin  
    if (rst) state <= S0;  
    else  
        state <= nextstate;  
end  
end
```


```
always_comb begin  
    Y = 1'b0;  
    case (state)  
        S0: begin  
            if (x) begin  
                Y = 1;  
                nextstate = S1  
            end else begin  
                nextstate = S0;  
            end  
  
        S1: begin  
            if (X)  
                nextstate = S0;  
            else begin  
                Y = 1;  
                nextstate = S1;  
            end  
        end  
    endcase  
end  
endmodule
```

# What's the FSM here?


```
module ReverseEngr (  
    input clk, rst,  
    input X,  
    output Y,  
);  
enum {S0, S1} state, nextstate;  
always_ff (@posedge clk) begin  
    if (rst) state <= S0;  
    else  
        state <= nextstate;  
end
```



# What's the FSM here?



```
always_comb begin
  Y = 1'b0;
  case (state)
    S0: begin
      if (x) begin
        Y = 1;
        nextstate = S1;
      end else begin
        nextstate = S0;
      end
    end
    S1: begin
      if (X)
        nextstate = S0;
      else begin
        Y = 1;
        nextstate = S1;
      end
    end
  end
endcase
end
endmodule
```




# SPI

- Incoming Data:

*rising edge*

- Outgoing Data:

*falling edge*






always\_ff @(posedge clk)  
 last\_sck <= sck;

# Finding SCLK Edges

Problem ... (shown for now)




$(sck == 1) \& (last\_sck == 0)$   
 $(sck == 0) \& (last\_sck == 1)$

# Write Protocol

Operation: WRITE ('h0)


Address: LEDs ('h3)

Data: ON-OFF-ON-OFF ('b10101010)



# Read Protocol


Operation: READ ('h1)  
Address: SWITCHES ('h1)  
Data: ??



[pyroelectro]


# Fpgas

## Memory Array



output  
value

## Lookup Table



$$Z = A \& B$$

$$Z = A | B$$

A	B	Z
0	0	0
0	1	0
1	0	0
1	1	1

A	B	Z
0	0	0
0	1	1
1	0	1
1	1	1