

ENGR 210 / CSCI B441
“Digital Design”

Memory

Andrew Lukefahr

Announcements

- P9 – SPI
 - This one is new. Might be some changes.
 - Last one
- Final: ~~Thursday~~ **5/6 @ 12.40-2:40pm**

Friday

FixME!

P9 SPI QuickStart

- We build the Vivado project for you:



```
git clone https://github.com/ENGR210/P9\_SPI.git  
cd P9_SPI  
make setup  
vivado vivado/vivado.xpr
```

- We provide you with Testbenches
- Same ones as the Autograder!


ROM vs RAM

- ROM – Read-Only Memory
 - Input: address
 - Output: fixed value
- RAM – Random-Access Memory
 - Read/Write version of a ROM


Rom Cell



Array of ROM Cells




2-bit ROM



2-bit ROM of AND + OR

- AND / OR

addr ₁	addr ₀	AND	OR
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	1



ROM in Verilog


```
module ROM (  
  input [1:0] addr,  
  output [3:0] data  
)
```

```
  logic [3:0] array [0:3]; //2D Array
```

```
  assign array = { 4'b0011, 4'b0110, 4'b0101, 4'b1100 }
```

```
  assign data = array[addr]; ← select a row for output
```

```
endmodule
```




RAM

- Similar to ROM
- BUT WRITABLE!


RAM

- Similar to ROM
- BUT WRITABLE!


Rom Cell




Ram Cell



4-bit RAM



Array of 4-bit RAM



Flip-Flop RAM in Verilog

```
module RAM (  
    input      clk,  
    input [1:0] addr,  
    input      set,  
    input [3:0] set_data,  
    output [3:0] read_data  
)  
    logic [3:0] array [0:3]; //2D Array  
  
    assign read_data = array[addr];  
endmodule
```

Flip-Flop RAM in Verilog

```
module RAM (  
    input      clk,  
    input [1:0] addr,  
    input      set,  
    input [3:0] set_data,  
    output [3:0] read_data  
)  
    logic [3:0] array [0:3]; //2D Array  
    always_ff @(posedge clk) begin  
        if (set) array[addr] <= set_data;  
    end  
    assign read_data = array[addr];  
endmodule
```

Aside: Latch RAM in Verilog

```
module RAM (
```

← does not need clk

```
    input [1:0] addr,
```

```
    input      set,
```

```
    input [3:0] set_data,
```

```
    output [3:0] read_data
```

```
)
```

```
    logic [3:0] array [0:3]; //2D Array
```

→ **always_latch begin** //if you really want a latch

```
        if (set) array[addr] = set_data;
```

← not have default

```
    end
```

```
    assign read_data = array[addr];
```

```
endmodule
```

**Any glitch on set will kill this.
Do not use in class!**

Aside: SRAM vs DRAM

- SRAM:
 - Static RAM
 - What we've discussed so far
 - Uses full SR Latch to maintain value
- DRAM:
 - Dynamic RAM
 - Charges capacitor to store charge
 - Requires active "refresh" circuit

Aside: SRAM vs DRAM


- SRAM:
 - Uses full SR Latch to maintain value
 - + Easier
 - Bigger cells
 - Higher power
- DRAM:
 - Charges capacitor to store charge
 - + Smaller cells, higher density
 - Requires sophisticated read and “refresh” circuits

Stacks


- First-In-Last-Out data structure
- Defines two operations:

- $\text{push}(x)$: adds an element to the end of the stack
- $X = \text{pop}()$: returns most recently-added element from the stack

$\text{push}(1)$
 $\text{push}(2)$
 $\text{pop}() \rightarrow 2$



Stacks




- In C/C++:


- Can grow to (near) arbitrary sizes
- Implemented with linked lists
- `malloc()` allows more memory for bigger stacks

- In Hardware:


- Don't have `malloc()`
- Can't get "more gates"
- Fixed size!



Fixed-Size Stacks



- Use an array as a fixed-size stack



push(A)
 push(B)
 push(C)
 pop()
 push(D)
 push(E)


head = NULL or

head = 2




Fixed-Size Stack in Hardware

- We can use a RAM block as a stack
- Just need to add head index




Stack with RAMs

- Given: RAM array (shown)
- Make: 4-element 4-bit **Stack**
 - Recall: First-In-Last-Out
- Tip: Use a state machine!



Stack with RAMs

- Two stack “functions”
- push:
 - Adds element to stack
 - `push(4'b XXXX)`
- pop:
 - Removes element from stack
 - `4'bXXXX = pop()`



Stack with RAMs

push (4'b 0001)

head = 00, input = 0001, RdWR = 0, memEn = 1

head ← head + 1

push (4'b 0010)


head = 01, input = 0010, RdWR = 0, memEn = 1

head ← head + 1

push (4'b 0100)

push (4'b 1000)


head =



head → 100

push/pop with RAMs

push(4'b 0001) ✓
push(4'b 0010) ✓
push(4'b 0100) ✓
pop() ⇒ 0100
pop() ⇒ 0010
push(4'b 1000) ✓
push(4'b 0011)
pop()
pop()
push(4'b 0110)
pop()



Stack Logic

- **Inputs:** push_req, [3:0] push_data
- **Inputs To RAM:** addr, set, [3:0] set_data

```
module RAM (  
    input      clk,  
    input [1:0] addr,  
    input      set,  
    input [3:0] set_data,  
    output [3:0] read_data  
)
```

Push State Machine

```
assign pop_data =
```

```
always_ff (@ posedge clk) begin  
    if (rst) ...  
    else begin
```

```
end  
end
```

```
module RAM (  
    input      clk,  
    input [1:0] addr,  
    input      set,  
    input [3:0] set_data,  
    output [3:0] read_data  
)
```

Pop Logic


- Inputs: pop_req
- Outputs: [3:0] pop_data
- Inputs To RAM: addr, set
- From RAM: [3:0] read_data

```
module RAM (  
    input      clk,  
    input [1:0] addr,  
    input      set,  
    input [3:0] set_data,  
    output [3:0] read_data  
)
```

Stack

Pop State Machine

$\overline{\text{push}} \ \& \ \text{pop}$



$\text{push} \ \& \ \overline{\text{pop}}$

$\text{head} \leftarrow \text{head} + 1$
 $\text{output} = \text{mem}[\text{head} - 1]$
mem

$\text{push} \ \& \ \overline{\text{pop}}$

$\text{head} \leftarrow \text{head} \quad (@ \text{clk})$
 $\text{output} = \text{mem}[\text{head} - 1] \quad (\text{comb})$
 $\text{mem}[\text{head} - 1] \leftarrow \text{input} \quad (@ \text{clk})$

Challenge: Push+Pop Together

- This needs to be a “replace” in the RAM.

0	0	0	1
0	0	1	0

pop() + push(0100)

⇒


0	0	0	1
0	1	0	0

Challenge: Push+Pop Error Logic

- What happens if the RAM is empty? Or Full?

0	0	0	1
0	0	1	0
0	1	0	0
1	0	0	0

push → fail
pop → succeed
push + pop → Succeeded



push → succeed
pop → fail
push + pop →
push-err = 0
pop-err = 1

Next Time

- FPGA Structures