ALU hander than Sat Cutr

ENGR 210 / CSCI B441 "Digital Design" ag Test

Sequential Logic FSMs

Andrew Lukefahr

Announcements

- P7 Saturating Counter is out raider der Fridard in
- P8 Elevator Controller is out
 - This one is hard.


Always specify defaults for always comb!

Inferred Latches are bad...


WARNING: [Synth 8-327] **inferring latch** for variable 'count_reg' [/home/autograder/working_dir/src/saturating_cou nter.sv:XX]

BLOCKING (=) FOR always_comb

NON-BLOCKING (<=) for always_ff</pre>



Glitches on D-Latches



Flip-Flop in Verilog

```
module d_ff (
    input d, //data
    input clk, //clock
    output logic q //output register
);
```

```
endmodule
```

Shift-Register in Verilog

```
module shift register (
   input clk, rst, D,
   output [3:0] Q );
```

```
logic [3:0] dff;
logic [3:0] next dff;
```

```
always ff(@posedge clk) begin
   if (rst) dff \leq 4'h0;
  else dff <= next dff;
end
```

```
always comb
   next dff = { dff[2:0], D};
```

```
assign Q = dff;
             logie [3.0] a;
logie [0:3] b;
```

endmodule

$$S = a_{i}$$


Shift-Register in Verilog

```
module shift_register (
    input clk, rst, D,
    output [3:0] Q );
```

```
logic [3:0] dff;
logic [3:0] next_dff;
```

```
always_ff(@posedge clk) begin
    if (rst) dff <= 4'h0;
    else    dff <= next_dff;
end
```

```
always_comb
    next_dff = { dff[2:0], D};
    assign Q = dff;
endmodule
```




What does this module do?


```
module mystery(
```

```
clk, //clock
   input
   input
                          rst, //reset
   output logic out
                         //output
);
   logic [3:0] Q;
   logic [3:0] sum;
   always ff @( posedge clk ) // <- sequential logic
   begin
        if (rst) Q \ll 4'h0;
        else Q <= sum; //non-blocking
   end
    always comb begin // <- combinational logic
       sum = Q + 4'h1; //blocking
       out = sum[3];
   end
```

13 14 15 13 3 14 15 0 nis mo What does Sum = 7 0111 out module **counter**(//clock clk, input input //reset rst, 5um = 8 [000 - 0000 output logic out //output - 0001); logic [3:0] Q; 2 = 0010 logic [3:0] sum; Sum=15 3=0011 Sum always ff @(posedge clk) // <- sequential logic ()(() Conty begin lonic 6 DFF if (rst) Q <= 4'h0; //non-blocking else Q <= sum; output end always comb begin // <- combinational logic sum = Q + 4'h1; //blocking out = sum[3];end



Inputs can affect output or state




What's wrong here?

logic [1:0] count;

end

```
if (foo) begin
        count = count + 1;
end else if (bar) begin
        count = count - 1;
end
```



What's wrong here?


```
count +1
```

logic [1:0] count;

```
if (foo) begin
        count = count + 1; //self reference
end else if (bar) begin
        count = count - 1; //self reference
end
```

end


Count needs to be stateful.



Finite State Machines (FSMs)


Finite State Machines (FSMs)

- A finite-state machine (FSM) or finite-state automaton (FSA, plural: *automata*), finite automaton, or simply a state machine, is a mathematical model of computation.
- It is an <u>abstract machine</u> that can be in exactly one of a finite number of <u>states</u> at any given time.
- The FSM can change from one state to another in response to some <u>inputs</u>; the change from one state to another is called a *transition*.^[1] [wiki]



FSM: Traffic Signal Controller

• A controller for traffic at the intersection of a main highway and a country road.





- The main highway gets priority because it has more cars
 - The main highway signal remains green by default.

Traffic signal controller


Tractors

- Cars occasionally arrive from the country road. The traffic signal for the country road must turn green only long enough to let the cars on the country road go.
- When no cars are waiting on the country road, the country road traffic signal turns yellow then red and the traffic signal on the main highway turns green again.
- There is a sensor to detect cars waiting on the country road. The sensor sends a signal *X* as input to the controller:
 - X = 1, if there are cars on the country road
 - X = O, otherwise






	Country road		
Main highway	 	 	




Main highway	Country road	
State 5600	× 0 1	Next State 000 001
- 0 0 1 - 0 1	С I	010
v v l 0 v l 0 v l 0	0 1	0() 0()
~ 0 ([~ 0 _[(0 1	100 011
00)~	0 ((0 (0
F D I	0	000
נט ((000 ₃₆

Main highway	Country road	
State 5600	× 0 1	Next State 000 001
	С I	010
0 1 0 0 1 0	0 1	<u>ح</u> را) ح(ا
✓ ♂ ((✓ ♡ (0 1	100 011
0 6 1 V) 0	(0) (0)
ι ο (υ	·	000 000 37



	Country road		
Main highway	 	 	




	Country road		
Main highway	 	 	



FSM: Simple Vending Machine

- You are designing a Vending Machine that dispenses Widgets for \$0.25/each.
- Your machine must accept any combination of nickels (N), dimes (D), and quarters (Q) to pay for the Widget.
- When the correct payment is secured, you dispense the Widget (vend), and reset the payment.
- If a customer overpays, you keep the extra money. 🙂
 - Just to simplify things...





FSM: Vending Machine


Moore vs. Mealy Type FSMs

- Thus far we've done "Moore" Type
 - Moore Type: Outputs determined by the state (circle)
- Another technique: "Mealy" Type
 - Mealy Type: Output determined by the transition (arrow)
- Moore: Easier, but more states
- Mealy: Less states, more complicated transitions

Traffic Light: Moore vs. Mealy









• Use combinational logic


State Transition Encoding



State Machine Encoding



Next State Logic




x=0/H:6, C:R

X=(/ H:Y, C:R


Sĩ,


-/H:R,C:R


So




Output Logic (Highway)










Output Logic (Country Rd)






State Machine to Logic






• Define states?




• Define states?




enum { ST_0, ST_1, ST_2, ST_3} state, nextState;

• Build State Machine?



• Build State Machine?


always_ff @(posedge clk) begin if (rst) state <= ST_0; else state <= nextState; end



• What is nextState?

always_ff @(posedge clk) begin if (rst) state <= ST_0; else state <= nextState; end

• What is nextState?



```
always_ff @(posedge clk) begin
    if (rst) state <= ST_0;
    else state <= nextState;
end
```


```
always_comb begin
    nextState = state; //default
    case(state)
        ST_0: nextState = ST_1; //goto state 1
        ST_1: nextState = ST_2;
        ST_2: nextState = ST_3;
        ST_2: nextState = ST_0; //loop
        default: nextState = ST_0; //just in case
    endcase
```

 $-/H:R_{1}C:R = S_{0} + 1/H:Y, C:R$ $S_{3} + 1/H:R_{1}C:R = S_{2} + 1/H:R_{1}C:R$ $S_{2} + 1/H:R_{1}C:R = S_{2} + 1/H:R_{1}C:R$


K=0 H: 6, C:R

• What is this missing?


```
always_comb begin
nextState = state; //default
case(state)
ST_0: nextState = ST_1; //goto state 1
ST_1: nextState = ST_2;
ST_2: nextState = ST_3;
ST_3: nextState = ST_0; //loop
default: nextState = ST_0; //just in case
endcase
```




• What is this missing?




• What is this missing?



• What <u>else</u> is this missing?





endcase




```
K=0 H: 6, C:R
State Machine to Verilog
                                                              -/H:R,C:R
                                                                     (S_{o})
                                                                          X=(/ H:Y, C:R
  always comb begin
          nextState = state; //default
                                                              S3
                                                                  x=014:4:0:4
          Hryg = \{0, 0, 1\}; Cryg=\{1, 0, 0\};
                                                                             -/ H:R. C:R
          case(state)
                                                                      Sz
                  ST 0: begin
                          if (X) begin
                                                                     X=1/ 1+:R, C:6
                                  nextState = ST 1;
                                  Hryg = \{0, 1, 0\};
                                  Cryg = \{1, 0, 0\}; //optional
                          end else begin
                                  nextState = ST 0; //optional
                                  Hryg = \{0, 0, 1\}; //optional
                                  Cryg = {1,0,0}; //optional
                          end
                  end
                  // ST 1-3 and default cases
          endcase
```

State Machine in Logic









• More Finite State Machines (FSMs)