ENGR 210 / CSCI B441

Math

Andrew Lukefahr

Announcements

- P6 is due Friday
 - Carry Tip: do 9 bit addition
 - {'h0,a} + {'h0,b)
 - Overflow:
 - Check the book
- P7 Saturating Counter is out

Autograder Demo

2-BeltAlarm Task

```
task checkAlarm(
```

```
input kV, stPasV, sbPasV,
input stDrvV, sbDrvV,
input alarmV
);
```

```
module TwoBeltAlarm(
    input k, st_pas, sb_pas,
    input st_drv, sb_drv
    output alarm
);
    logic al_pas, al_drv;
    BeltAlarm ba_drv(k, st_drv, sb_drv, al_drv);
    BeltAlarm ba_pas(.k(k), .p(st_pas),
        .s(sb_pas), .alarm(al_pas));
    assign alarm = al_pas | al_drv;
endmodule
```

endtask

'wire'vs'logic'

•wire

- Only used with 'assign' and module outputs
- Boolean combination of inputs
- Can never hold state

•logic

- Used with 'always' and module outputs
- Can be Boolean combination of inputs
- Can hold state (but doesn't have to)

UPDATE: 'wire' vs 'logic'

SystemVerilog (NEW) Rules: Just use 'logic'*

* <u>EXCEPT</u>

logic foo = 'h42; (BAD) (OK)
logic foo = a & b; (BAD - Initial a & b only)

wire foo = a & b; (OK)

logic foo; assign foo = a & b; (OK)

always_comb with case

```
module decoder (
```

```
input [1:0] sel,
output logic [3:0] out
);
```

Always specify defaults for **always_comb**!

// what about sel==2'b11?


endcase

end

endmodule


Always specify defaults for **always_comb**!

Always specify defaults for always comb!




Adder/Subtractor


- Mode input:
 - If M = 0, then S = A + B, the circuit performs addition
 - If M = 1, then $S = A + \overline{B} + 1$, the circuit performs subtraction



• Unsigned 10 + 8 |8 Assume 4-bit addition

Signed





$$-7 - (0111) = 1000 + 1 = 1001 \quad (arry is different)$$

$$+7 - (0111) = 1000 + 1 = 1001 \quad (0010)$$

$$10010$$

$$10010$$


$$+7 \quad 0111 \quad (avry is different)$$

$$+7 \quad 0111 \quad (overflow)$$

$$+7 \quad +7 \quad +0111$$

$$0110$$

Adder with overflow detection




Gate Delay

- Gates are not magic, they are physical
- Takes time for changes flow through
- Assume 5ps (5E-12) / gate
- How fast can we update our adder?

Full Adder Gate Delay


• Assume 5ps/gate



• What is the total delay on s? on c?

Ripple-Carry Gate Delays

• What is the total delay here?



Adder Gate Delays

- What is the total delay for:
- 1-bit addition:
- 4-bit addition:
- 8-bit addition:
- 16-bit addition:
- 32-bit addition:
- 64-bit addition:

Adder Gate Delays

- What is the total delay for:
- 1-bit addition:
- 4-bit addition:
- 8-bit addition:
- 16-bit addition:
- 32-bit addition:
- 64-bit addition:

15ps 60ps 120ps 240ps 480ps 960ps - ~ 1 GHz

Faster Adder Options?

• What can be done to build a faster 64-bit adder?

• Google "Carry Look-Ahead Adder"

WARNING: MAJOR TOPIC SHIFT


SEQUENTIAL LOGIC


Sequential vs. Combinational

- Combinational Logic
 - The output is a combination of the current inputs only
- Sequential Logic

Q


 The output is a combination of the current <u>and past</u> inputs







SR Latch


= ()



SR Latch w/ S=1 & R=1









D-Latch


.




Inputs to D Latches




Inputs to D Latches






- Assume 10ps / gate.
- A=1, C=1, B falls
- What is F?



Glitches on D-Latches



What's wrong here?

logic x,y,z; logic foo, bar ;

always_comb begin if (x) foo = y & z; if (x) bar = y | z; end

Inferred Latches

logic x,y,z; logic foo, bar ;

always_comb begin
 if (x) foo = y & z; //bad:
 if (x) bar = y | z; // what if ~x?
end


Defaults


wire x,y,z; logic foo, bar ;

```
always_comb begin
    foo = x; bar = x; //good: defaults
    if (x) foo = y & z; //
    if (x) bar = y | z; //
end
```


Always specify defaults for always comb!









Levels vs. Edges




D Flip-Flop vs. D Latch





D Flip-Flop vs. D Latch



D Flip-Flop in Verilog

```
module d ff (
   input d,
                   //data
   input en,
                 //enable
   output reg q //reg-isters hold state
);
```

```
always ff@(posedge en ) //pos-itive edge of en-
able
```

```
begin
```

q <= d; //non-blocking assign

end

endmodule

D Flip-Flop w/ Clock

```
module d_ff (
    input d, //data
    input clk, //clock
    output reg q //reg-isters hold state
);
```

```
always_ff@(posedge clk )
begin
q <= d; //non-blocking assign
end
```

endmodule

D Flip-Flop w/ Clock



```
module d_ff (
    input d, //data
    input clk, //clock //clock
    output reg q //reg-isters hold state
);
```

```
always_ff@(posedge clk )
begin
q <= d; //non-blocking assign
end
```


endmodule

Blocking vs. NonBlocking Assignments

- Blocking Assignments (= in Verilog)
 - Execute in the order they are listed in a sequential block;
 - Upon execution, they immediately update the result of the assignment before the next statement can be executed.

Blocking vs. NonBlocking Assignments


- Non-blocking assignments (<= in Verilog):
 - Execute concurrently




- Evaluate the expression of all right-hand sides of each statement in the list of statements before assigning the left-hand sides.
- Consequently, there is no interaction between the result of any assignment and the evaluation of an expression affecting another assignment.
- Nonblocking procedural assignments be used for all variables that are $\chi = 0$ assigned a value within an edge-sensitive cyclic behavior. a(wgg-ff) fc ff

Blocking vs. NonBlocking

always_comb	always_ff @(posedge clk)
begin	begin
x = a + 1;	x <= a + 1;
y = x + 1;	y <= x + 1;
z = z + 1;	z <= z + 1;
end	end




Blocking vs. Non-Blocking Assignments



Disregard what you see/find on the Internet!


• always ff



Q-> 0 -> Grew -> Onew -> 8 new,


D-FlipFlop w/Clock

```
module d_ff (
    input d, //data
    input clk, //clock
    output log q //reg-isters hold state
);
```



D-FF's with Reset


• Two different ways to build in a reset





D-FF's with Reset


- Two different ways to build in a reset
 - Synchronous
 - Asynchronous


Verilog models of D flip-flop

















No reset Or