## ENGR 210 / CSCI B441 27 1 **CE Introduction** JSW 12 Andrew Lukefahr zad Nalf ènsor , <u>1</u>06

## Introduction

- Topics covered:
  - Boolean algebra and logic gates
  - Sequential Logic
  - State Machines
  - Serial Communication
    - Buses
    - Protocols

## Prof. Lukefahr



Andrew Lukefahr, Assistant Professor Office: 2032 Luddy Hall Email: lukefahr@iu.edu

Research work on security for FPGA-based systems. (Post) offile i risht after class works of YIII

### Submit Your Own Work

- All submitted work must be your own
  - Not your buddy's
  - Not last semester's
  - Not the internet's

• I've done this before. I will catch you.

# Logic Gates

#### Review

- Ask a series of (hopefully) review questions.
- If you have never seen this before, that's ok, but let me know
- I am happy to help review after class / in office hours.

#### **Review Questions**

- What is 0x42 in binary? In decimal?
- What is -5 in 8-bit binary?
- Can you draw an AND gate? OR? NOT? NAND? NOR? XOR?
- Can you draw this circuit:  $D = A \cdot B + C$ ?
- What is the truth table for this:  $D = A \cdot B + C$ ?

#### Review: Numbers

• What is 0x42 in binary? In decimal?

0×42 e hex

 $b_{m} \rightarrow 0|00 \quad 00|0 =)$   $O \cdot 2^{7} + (\cdot 2^{6} + 0 \cdot 2^{5} + 0 \cdot 2^{4} + 0 \cdot 2^{3} + 0 \cdot 2^{2} + 1 \cdot 2^{2} + 0 \cdot 2^{0})$   $O + 64 + 0 + 0 + 0 + 0 + 2 + 0^{8}$ 

(fix notes)

7) 64+2=

#### Review: 2's Compliment

• What is -5 in binary?

(-5) = -(+5)

+5= 0/0/ -(5) = 1010n(5)+1 = 1011 (4bit) 1111 1011 (8Lit)

#### **Review: Logic Gates**













#### **Review: Boolean Equation**

• What circuit is this?  $D = (A \cdot B) + C$ D is A and B 1( V  $D = (A \cdot B) + C$ A·B





OR

- Math:
  - Z = A + B
- Code:
  - $Z = A \mid B$
- Schematic



V

А	В	z

#### AND

- Math:
  - $Z = A \cdot B$
- Code:
  - Z = A & B
- Schematic



ŀ

V

A	В	z

#### Other Gates: NAND



Z=~(ABB)

A	В	Z

#### Other Gates: XOR







#### Other Gates: XOR



 $Z = A \wedge B$   $\uparrow$  Shift + 6

А	В	z

Z=AEB

#### Basys3 Boards



- Checkout board for semester next time
- Programmed with Xilinx Vivado
  - Available in Luddy 4111 or download yourself

### Xilinx Vivado Design Suite

- Used to map Verilog code to an FPGA
- Professional tool with multiple steps

<u>File Edit Flow Tools Window L</u>	iyout View Help	Q. Search commands
🗱 📴 🖬 🗤 🖓 👘 🗙 🍕	🕨 🐜 🖄 🥝 🍪 🐝 🔽 🇔 😬 Default Layout 🛛 👻 🔆 🔪	🗽 🤄 🕹 write_bitstream Compl
Flow Navigator 🛛 🔍	Implemented Design - constrs_2   xc7k70tfbg676-2 (active)	
🔍 🖾 🖨	Netist _ D L × D Pr	roject Summary 🗙 🛞 Device 🗙 🛛 🗠
	Image: Second	
Report Clock Interaction	Td Console	- 0 4
<ul> <li>Report Noise</li> <li>Report Utilization</li> <li>Report Utilization</li> <li>Report Power</li> <li>Program and Debug</li> <li>Bitstream Settings</li> <li>Generate Bitstream</li> <li>Open Hardware Session</li> <li>Launch MPACT</li> </ul>	<pre>FDR =&gt; FDRE: 420 instances FDS =&gt; FDSE: 9 instances FDS =&gt; FDSE: 9 instances RAME16_S18 =&gt; RAME16: 2 instances RAME16_S36 =&gt; RAME36E1: 2 instances RAME16_S36_S36 =&gt; RAME36E1: 4 instances RAME16_S3 =&gt; RAME36E1: 12 instances Phase 0   Netlist Checksum: ade8faa4 open_run: Time (s): elapsed = 00:00:59 . Memory (MB): peak </pre>	k = 1228.223 ; gain = 701.145

#### Vivado Tutorial

- This is a 'tutorial' lab.
- It is to provide you a reference desig
- It is <u>NOT DUE</u>!

#### **Quick Links**

Syllabus

Downloads

Autograder (registered students only)



Canvas (registered students only)

### Tutorial Schematic



Verilog Logic Operators

#### Verilog logic operators:

AND:	æ
OR:	I
NOT:	~

#### Example:

assign myAND = a & b;

The constraint file should create the following mapping of input and outputs to the switches and LEDs on the Basys3 board:

<u>Signal</u>	<u>Basys3 input</u>	<u>Signal</u>	<u>Basys3 output</u>
a	sw0	myAND	led0
b	sw1	myNOT	led1
		myOR	led2

#### Verilog Project 1: Demultiplexer

- Create a 3-to-8 demultiplexer in Vivado.
- Here's a 2-to-4 demultiplexer example.



## Deliverable #1: Autograder



• Log on to the autograder:

http://autograder.sice.indiana.edu

- Log on with your 'username@iu.edu' account
- Select 'Engr210.s22' -> ' 🔊 🏳 (
- Upload: for SV
  Upload: for SV
  Upload: This is your top-level Verilog source file
  - tontone: This is your top-level Verilog <u>T</u>est<u>B</u>ench top-tb.sv

## Deliverable #1: Autograder

		Hi, Andrew! (lukefahr@iu.ed
Courses - B441/E315	- P1 🍄	Sign out
Submit	My Submissions	Student Lookup
Group members:		
lukefahr@iu.edu		
ubmissions are in the queue.		
	Drop files here	
	- or -	
	Upload from your computer	
Files to submit		Size

Submit

#### Deliverable #1: Autograder

#### Courses - B441/E315 - P1 🔅

Hi, Andrew! (lukefahr@iu.edu) Sign out

Submit		My Submissions				Student Lookup	
Final Graded Submissio	n: Subn	nitted by luke	efahr@iu.eo	du on 02 Au	aust 2018	02:50:29 PI	M
02 August 2018 02:50:29 PM	20/20 Gradin	g status:					
All Submissions:	Everythir	ng is finished grading!					
02 August 2018 02:50:29 PM	20/20 Score:	20/20					
23 July 2018 01:14:12 PM	20/20 top_tb.v	<u>*</u>					
19 June 2018 04:38:43 PM	20/20 Adjust fe	edback: max	0				
19 June 2018 03:51:47 PM	20/20 Studer	nt Test Suites					
19 June 2018 03:42:58 PM	20/20 Suite	Name				Student Tests	Score
19 June 2018 03:41:20 PM	20/20 - TopL	evel				~	9/9
19 June 2018 03:36:32 PM	20/20 Setu	up: <b>√</b> € Stdout Stderr					
19 June 2018 03:31:10 PM	20/20 Bug	s exposed: 3 Stdout	Stderr				
19 June 2018 03:29:53 PM	20/20	<ul> <li>top_bug01</li> <li>top_bug02</li> </ul>					
19 June 2018 03:11:37 PM	20/20	<ul> <li>top_good</li> </ul>					
19 June 2018 03:10:19 PM	20/20 Stud	dent tests summary: Va	alidity Check Stdout	Validity Check Stderr			
19 June 2018 02:55:52 PM	20/20	Get test names stdout Ge	et test names stderr				
19 June 2018 02:54:29 PM	20/20 T	he rest of your test cas top thy	es were run again	st buggy implementa	tions:		
19 June 2018 02:50:42 PM	20/20	- top_to.v					
19 June 2018 02:32:44 PM	20/20 TopLev	/el					
19 June 2018 02:29:37 PM	20/20 Tes	at Case				Passed	Score
19 June 2018 01:29:15 PM	20/20 > S	etup				~	
19 June 2018 01:22:53 PM	20/20 · S	imulation				~	11/11
19 June 2018 01:21:46 PM	20/20	Command	Exit Statu	s	Stdout	Stde	rr
		sim	<b>v0</b>		<ul> <li>Output</li> </ul>	Out	put

### Deliverable #2: FPGA Demo

- Use Vivado to:
  - Synthesize your design
  - Program the FPGA
- Verify to yourself it works. (no points 😕 )
- Do a demo for a TA. (the points 🙂 )

## Why 2 Deliverables?

- Encourage testing
  - We give you points for good testbenches



- Check correctness
  - Automatically checks for bugs
- Reduce your debug time
  - Synthesis is slow. Don't until you are 100% sure your code works.

#### Next Time

• Truth Tables